**四川大学期末考试试题（闭卷）**

**（2019——2020学年第 1 学期） A卷**

课程号：304131030 课序号： 课程名称：数字逻辑（双语） 任课教师： 成绩：

适用专业年级：2019级 学生人数： 印题份数： 学号： 姓名：

|  |
| --- |
| **考 生 承 诺**  我已认真阅读并知晓《四川大学考场规则》和《四川大学本科学生考试违纪作弊处分规定（修订）》，郑重承诺：  1、已按要求将考试禁止携带的文具用品或与考试有关的物品放置在指定地点；  2、不带手机进入考场；  3、考试期间遵守以上两项规定，若有违规行为，同意按照有关条款接受处理。  **考生签名：** |
| 1. **Choose the best answer from the four choices(20 points, 2 points per question).**    1. The output of an AND gate is LOW when ( D ).   A. any input is LOW B. all inputs are LOW C. no inputs are LOW D. Both (A) and (B)   * 1. The two types of gates which are called universal gates are （b）   A. AND/OR B. NAND/NOR C. AND/NAND D. OR/NOR   * 1. The logical expression of the following logic circuit diagram is ( B ).   A.  B.  C.  D.   * 1. With the inputs *A=1, B=0, Cin=1,* the outputs of the Full Adder is ( **B** ). A. Cout=0, Sum=0; B. Cout=1, Sum=0; C. Cout=0, Sum=1; D. Cout=1, Sum=1;   2. , select the right answer for . ( b， C都对 )   A. B. C. D.   * 1. Which of the following combinations of logic gates can decode binary 1101 with active-HIGH? ( B ) A. One 4-input AND gate B. One 4-input AND gate, one inverter   C. One 4-input AND gate, one OR gate D. One 4-input NAND gate, one inverter |

第 页，共 页

试卷编号：

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| * 1. An example of a data storage device is ( C ) A. the logic gate B. the comparator C. the register D. the multiplier   2. The reset state of a D latch occurs when ( A )   A. D=0 B. D=1 C. D=0 or 1 D. D=0 and 1   * 1. A 4-bit binary up/down counter is in the state of 1111. The next 4th state in the UP mode is （ D ）.   A. 0000 B. 1011 C. Q 1100. D. 0011   * 1. The circuit shown is a ( D )   图片1.png  A. serial-in/parallel-out shift register B. serial-in/serial-out shift register  C. ring counter D. Johnson counter   1. **Fill in the blanks with the correct answer.(20 points, 2 points per blank)**    1. Fill in the numbers with 1 sign bit and 7 magnitude bit  |  |  |  | | --- | --- | --- | | Decimal numbers | 1’s complement form | 2’s complement form | | -63 | 11000000 | 11000001 |  * 1. Convert the octal number 23 to 8421BCD \_\_\_00011001\_\_\_\_\_\_\_\_   2. The standard POS form of is\_\_\_\_\_\_\_\_.   3. The output of an exclusive-NOR is \_\_\_\_\_1\_\_\_\_\_ if the inputs are same.   4. If a3~a0 = 1101 and b3~b0 = 1011, the output of the 4-bit comparator is Fa<b=0, Fa>b=1, Fa=b=0.      * 1. The modulus-10 Johnson counter requires 5 flip-flops.   2. If an octal-to-binary priority encoder has its 0, 2, 5, and 6 inputs at the active level, the active HIGH binary output is 110 .   3. A *JK* flip-flop is in the toggle condition when *J*=1, *K*=1 .   4. The data 1101 is applied to the input of a 4-bit serial shift register that is initially cleared. The state of the shift register after two clock of pulses is 0011   AAGIHGP0   1. **Answer the questions briefly(40 points, 8 points per question).**    1. It is known that the waveforms of input signals A, B and the waveforms of output Y1 ,Y2 are as shown in Figure 3-1:       1. Try to determine which logic gate output Y1 is, and draw standard logic symbols of this logic gate (2 points)       2. Try to determine which logic gate output Y2 is, and draw standard logic symbols of this logic gate. (2 points)       3. Implement Y1 and Y2 with a 3-8 decoder. (4 points)     Figure 3-1  **解答：**1）Y1为与门（逻辑符号略）；2）Y2为异或门（逻辑符号略）；3）实现电路图，使能信号需对应接好，然后可以把输入的A2脚接0，A1接A，A0接B，Y1= AB = *m*3对应输出的3脚过非门，Y2= A’B+AB’ = *m*1 + *m*2对应输出的1、2引脚做与非运算。   * 1. A combinational logic circuit has two control signal C1 and C2，request：  |  |  | | --- | --- | | C2C1 | Action | | 00 |  | | 01 |  | | 10 |  | | 11 |  |   Please design this circuit with logic gates.(open answer)  **解答**：**此题未限定电路实现方式，实际为开放式答题，以下解答仅供参考。**  首先，列出函数F的真值表。把控制信号*P、Q*与变量*A、B*都视为所求电路中的输入变量。变量在真值表中的排列由高位到低位的顺序是*PQAB*。真值表如下表所示。然后，画出函数*F*的卡诺图。化简后得到函数*F*的最简表达式为：     |  |  |  |  |  |  |  |  |  |  |  | | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | | *P* | *Q* | *A* | *B* | *F* |  | *P* | *Q* | *A* | *B* | *F* | | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | | 0 | 1 | 1 |  | 0 | 1 | 0 | | 1 | 0 | 1 |  | 1 | 0 | 0 | | 1 | 1 | 0 |  | 1 | 1 | 0 | | 0 | 1 | 0 | 0 | 1 |  | 1 | 1 | 0 | 0 | 0 | | 0 | 1 | 1 |  | 0 | 1 | 0 | | 1 | 0 | 1 |  | 1 | 0 | 0 | | 1 | 1 | 0 |  | 1 | 1 | 1 |   1  1    00 01 11 10  *AB*  *PQ*  00  01  11  10    1  1      1      1  1     * 1. Simplify the following logic functions using karnaugh maps      1. (4 points)      2. (4 points)   **解答：**1. *F=B’D’+CD+AD*  2. *F=A’B+BC’ or F=A’B+AC’*     * 1. For the circuit in Fig 3-2      1. draw the state table and state diagram (5 points)      2. complete the timing diagram by showing Y output. Assume the initial values are Q=0. (3 points)   C:\Users\wolfitT\AppData\Local\Temp\1574920142(1).pngC:\Users\wolfitT\Desktop\cc.png  Figure 3-2  **解答**：(1)Write the characteristic equation  Write the excitation equation  Write the next state equation.  Write the output variable equations.  State table State diagram  C:\Users\wolfitT\AppData\Local\Temp\1574920920(1).png C:\Users\wolfitT\AppData\Local\Temp\1574920968.png  (2)Timing diagram  C:\Users\wolfitT\AppData\Local\Temp\1574921050(1).png   * 1. A BCD decade counter is shown in Figure 3-3. The waveforms are applied to the clock and clear inputs as indicated. Determine the waveforms for each of the counter outputs (Q0, Q1, Q2, and Q3). The clear is synchronous, and the counter is initially in the binary 1000 state.     Figure 3-3  **解答**：     1. **Comprehensive questions (20 points, 10 points per question).**    1. Develop a logic circuit for detecting all positive-edges of In.(open answer)   C:\Users\LXC\AppData\Local\Temp\WeChat Files\6718fdf1a63158d79bedc6fee9b2e45.png   * 1. Design a counter to produce the following sequence: 1, 4, 5, 7, 1, …(open answer) |

第 页，共 页